ARM cortex-M : System Control Block (SCB) - CFSR
Index : ARM cortex-m : system control block (SCB)
Cortex-M7 CFSR
0xE000ED34 MMAR
MMFSR : Memory Management Fault Status Register
Cortex-M7 CFSR
0xE000ED34 MMAR
MMFSR : Memory Management Fault Status Register
Bits | Name | Function |
---|---|---|
[7] | MMARVALID |
MemManage Fault Address Register (MMFAR) valid flag:
If a MemManage fault occurs and is escalated to a HardFault because of priority, the HardFault handler must set this bit to 0. This prevents problems on return to a stacked active MemManage fault handler whose MMAR value has been overwritten.
|
[6] | - | Reserved. |
[5] | MLSPERR[a] |
|
[4] | MSTKERR |
MemManage fault on stacking for exception entry:
When this bit is 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor has not written a fault address to the MMAR.
|
[3] | MUNSTKERR |
MemManage fault on unstacking for a return from exception:
This fault is chained to the handler. This means that when this bit is 1, the original return stack is still present. The processor has not adjusted the SP from the failing return, and has not performed a new save. The processor has not written a fault address to the MMAR.
|
[2] | - | Reserved. |
[1] | DACCVIOL |
Data access violation flag:
When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has loaded the MMAR with the address of the attempted access.
|
[0] | IACCVIOL |
Instruction access violation flag:
This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has not written a fault address to the MMAR.
|
留言
張貼留言